

CIN' (consistant with descriptions).




Fig. 1


[illegible]

Fig 2. PD and conditions




FIG. 3




FIG. 4

The diagram shows four digital signals over time:

- CIN**: A signal that transitions from low to high at time t_d and back to low.
- CIN + t_d** : A signal that transitions from low to high at time t_d and back to low.
- CDLY₍₃₎**: A signal that transitions from low to high at time t_d and back to low.
- CDLY₍₄₎**: A signal that transitions from low to high at time t_d and back to low.


Annotations:

- t_d : Delay time from CIN to CIN + t_d .
- t_d : Delay time from CDLY₍₃₎ to CDLY₍₄₎.
- Lock condition (3): Indicated by an arrow pointing to the transition of CDLY₍₃₎.
- Lock condition (4): Indicated by an arrow pointing to the transition of CDLY₍₄₎.

FIG. 4a

	PH1 ³²	PH2 ³⁴	Conditions
(1)	0	0	$t_{CK} - t_{MDL} \quad (t_{MDL} > \frac{t_{CK}}{2})$
(2)	1	1	$\frac{t_{CK}}{2} - t_{MDL} \quad (t_{MDL} < \frac{t_{CK}}{2})$
(3)	1	0	$t_{MDL} = t_{CK} \quad (\text{locked})$
(4)	0	1	$t_{MDL} = \frac{t_{CK}}{2} \quad (\text{locked if})$

FIG. 5






Fig. 7




FIG. 8




FIG. 9




Fig. 10